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Abstract 
In this paper, a closed-form bandwidth and delay expressions are derived based on the effective lumped element resistance 
and capacitance approximation of distributed RC lines using 2- . Scarcity of bandwidth demands the efficient use of 
it for high speed and high data rate transmission systems in VLSI Design and hence, an accurate estimation of bandwidth 
of on-chip VLSI interconnects has become a crucial and an important issue. The proposed method derives the analytic 
expressions for delay and the bandwidth using 2-  equivalent circuit. Our estimation method is evaluated and justified in 
180 nm technology. 
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1. Introduction 
As integrated circuit feature sizes continue to scale well below 0.18 microns, active device counts are reaching 
hundreds of millions [1]. The rapid advances in deep sub-micro metre (DSM) technology have resulted in the 
reduction of feature size which affects the crosstalk noise problem. Crosstalk noise has become a critical 
problem in DSM VLSI design. Due to the reduction in chip size there is unwanted coupling voltage between 
two adjacent wires.  
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Several factors bound to the technology contribute to the increase of crosstalk problems: the increase of the 
number of metal layers [2], the increase of the line thickness, the density of integration and the reduction of 
the spacing between lines. In [3-4], the aggressive wire and the victim wire are transformed into the L-type RC 
circuit, and the closed-form expressions of peak noise are obtained. In DSM technology, the wire resistance is 
not negligible and therefore, cannot be neglected and the coupling location becomes one of important factor 
for crosstalk noise estimation. The model shown in [5] assumes that the input signal is step function, which 
results in overestimation of noise voltage. Global interconnects have been identified as a serious limitation to 
chip scaling, due to their limited bandwidth and large delay. A critical analysis of intrinsic limitations of 
electrical interconnect indicates that these limitations can be overcome. A global communication architecture 
based on a global mesochronous, local synchronous approach allows very high data-rate per wire and 
therefore, very high bandwidth in buses of limited width. 
For the estimation method that can handle distributed RC network [6-9], moment matching technique is 
utilised for deriving the transfer function. Various crosstalk noise models deal with fully coupled structures 
[10-11] not for partially coupled lines or 
lines or RC lines. The work in [12] presents a closed form crosstalk noise modelling for on-chip VLSI RC 
. 
  This paper proposes an estimation method of crosstalk delay and bandwidth for RC circuits. We use an 
improved aggressor modelling to develop a 2-  noise model. The 2-  noise model is first proposed in [13]. 
The Elmore-like derivation method of aggressive waveform is devised. We developed a transformation 
method that can be applied to all types of RC circuits to the 2-  noise model considering the resistive shielding 
effect. Due to this advancement, the proposed method can estimate the crosstalk noise analytically for any RC 
circuit.  
2. Crosstalk Noise Modelling for Two Partially Coupled Interconnects 
This section explains the crosstalk modelling. The interconnect structure where two interconnects are partially 
coupled is shown in Figure 1. The partially coupled interconnects in Figure 1 are modelled as an equivalent 
circuit as shown in Figure 2.  
 
Fig. 1. Two Coupled Interconnects 
 
Fig. 2. An Equivalent Circuit of Two Partially Coupled Interconnects for Crosstalk Estimation 
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Fig. 3. Model of Aggressive Wire 
 
 
 
 
Fig. 4. Model of Victim Wire 
 
 
Rv1 is the effective driver resistance of the victim net. The node Nv2 corresponds to the middle of the coupling 
interconnects. Rv2 is the resistance between the source and Nv2, and Rv3 is the resistance between Nv2 and the 
sink. Cc is the coupling capacitance between the victim and the aggressor. The capacitance Cv1, Cv2 and Cv3 are 
represented as C1/2, (C1+C2)/2 and C2/2+Cl, respectively, where C1 is the wire capacitance from the source to 
Nv2, C2 is wire capacitance from Nv2 to the sink, and C1 is the capacitance of the receiver. The parameters of 
the aggressive wire, Ra1, Ra2, Ra3, Ca1, Ca2, Ca3, are determined similarly. 
The proposed estimation method separates the victim net and the aggressive net into two equivalent circuits as 
one of approximate solutions. The aggressor is modelled as shown in Figure 3. Even without this 
approximation, we can obtain closed-form waveform expressions, but derived expression is prohibitively 
complicated and no intuitive information can be extracted. At the victim wire (Figure 4), the aggressive wire is 
replaced as a voltage source. 
2.1. Aggressor Waveform 
In the proposed crosstalk noise model, the voltage source of Vagg is assumed to be saturated ramp function. 
Vagg is expressed as follows: 
 
add
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aagg
tV
tVt
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0
)(                                                 (1) 
 
It can be expressed in S-domain as 
dd
a
agg Vs
sV 2
1)(                                                                       (2) 
where a is time constant at node na2 as shown in Figure 3. In Elmore delay model, the delay time between 
node na1 and node na2, D  is represented as follows [8]:  
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322321121 acaaacaaa CCCRCCCCRD                                             (3) 
 
In lumped RC networks, RC product means the transition time that a signal changes from 0% to 63%. 
Therefore, D  corresponds to the time constant at node na2, i.e., a can be expressed as 
 
3223211 acaaacaaaa CCCRCCCCR                                              (4) 
 
The relative inaccuracy of (4) increases as Ra3 becomes large compared to Ra1 and Ra2. This is because the 
capacitance of Ca3 becomes small due to shielding by the resistance Ra3. In [9], a method to calculate an 
effective capacitance of RC network is proposed. Using this method, the downstream network from node na2 
can be replaced by an effective capacitance Ca3eff. The effective capacitance Ca3eff is derived such that the 
amount of charge accumulated in Ca3 and the amount of charge of accumulated Ca3eff become the same until a 
time T, where T is the Elmore delay time from node na1 to node na2. The effective capacitance Ca3eff is given by 
 
djjT
T
aeffa eCC 133                                                                                 (5) 
where 
 
3223211 acaaacaaa CCCRCCCCRT                                                (6) 
33 aadj CRT                                                                                                                    (7) 
 
 Hence, (4) becomes 
 
effacaaeffacaaaa CCCRCCCCR 3223211                                               (8) 
2.2. Analytical Waveform on Victim Interconnect 
The analytic voltage waveform at the end of the victim net, i.e., the waveform of crosstalk noise is derived in 
the 2-  victim wire model. In the circuit shown in Figure 4, Vnoise  is represented in  s domain as follows: 
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Equation (9) can be written as 
 
)()(
3
3
2
2
1
1 sV
ss
K
ss
K
ss
KsV aggnoise                                                                  (13) 
 
836   V. Maheshwari et al. /  Procedia Technology  6 ( 2012 )  832 – 839 
where poles s1, s2 and s3 are roots are of 0123 dsbsas . When relationship of s1< s2<< s3 is satisfied, 
the most dominant pole s3 v. )(sVnoise can also be written as (14). 
dd
av
cvv
noise Vs
CRRsV
1
)( 21                                                                       (14) 
 
After solving with partial fractions 
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Taking inverse Laplace transform, Vnoise (t) is represented as 
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2.3.  Estimation of Delay 
For calculation of the delay expression, we consider the 50% rise time when vnoise (t) =0.5 Vdd. From (16) we 
can get the delay expression  
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After simplification of the above equation, we can write 
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2.4.  Estimation of Bandwidth 
From (4), we can write the expression for transfer function as 
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Rearranging (18) 
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Replacing s by j  in (19) yields to (20).  
1
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After simplification we get 
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Apply modulus on both side and equate to 
2
1  
2
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After simplification we get 3-dB   bandwidth in Hz 
22
21
23 22 vavvc
a
dB
RRC
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The above equations (17) and (23) are our proposed delay and bandwidth expressions, respectively, for 
distributed RC coupled interconnect line. 
3. Simulation Results and Discussions 
In order to verify the accuracy of proposed model, it is compared with the effective lumped model using 
SPICE. The results are based on (17) and (23) for 0.18 μm process with interconnect resistance (Rt) and 
capacitance (Ct) varied fr and 100fF to 2pF, respectively. Other pertinent parameters are 
defined as follows:  Rs L =50 pf and RL  
From Figure 5, we can analyze that with the increase in RC, the bandwidth decreases. This indicates 
bandwidth dependency on length of a interconnect line. Figure 5 signifies that the bandwidth of an 
interconnect line for single exponential function approximation exhibits higher accuracy compared to effective 
lumped element model. Comparison of bandwidth for single exponent approximation and effective lumped 
model for typical values of RL is shown in Table 1.  From Table 1, we find that our model provides the 
accurate bandwidth estimation compared to other approaches. Our approach could result an error of as low as 
5% from SPICE compared to as high as 40-50% error in case of lumped effective model. In the Table 2, the 
50% delay of interconnect line are calculated under the different source impedance and load admittance and 
compared with SPICE. 
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Fig. 5. Bandwidth of a distributed line for different values of RC 
 
 
   Table 1: Bandwidth for different values of RL 
 
RL L=50pf 
RC(ns) Proposed Model   SPICE 
0.5 2.21 2.21 
1.0 1.44 1.443 
1.5 1.11 1.117 
2.0 0.92 0.93 
RL L=50pf 
RC(ns) Proposed Model SPICE 
0.5 1.36 1.361 
1.0 0.870 0.875 
1.5 0.668 0.673 
2.0 0.554 0.570 
RL L=50pf 
RC(ns) Proposed Model SPICE 
0.5 0.813 0.82 
1.0 0.478 0..49 
1.5 0.350 0.371 
2.0 0.282 0.322 
 
 
 Table 2: Comparison of Proposed 50% delay with SPICE at different source and load 
 
Source 
RS  
Load 
CL (pF) 
New model 
Td (ps) 
SPICE 
TS (ps) 
% 
Error 
25 0.175 29.65 28.54 3.89 
50 0.175 59.89 57.92 3.40 
75 0.175 95.39 98.89 3.53 
100 1.75 173.23 181.32 4.46 
125 1.75 191.67 190.34 0.698 
4. Conclusion 
This paper presents an analytical technique for the estimation of the crosstalk delay and bandwidth model for 
RC coupled interconnects. The expressions are modelled in such a way that bandwidth and delay of a 
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distributed line can be estimated accurately. To verify the accuracy of our approach, we have compared our 
results with the SPICE.  Error presented by this model is less than 5% on average compared with HSPICE 
simulation, for both delay and bandwidth estimation. In this paper we taken unit step input for aggressor which 
is present near the victim net. We verify the accuracy of the proposed model in 180 nm technology. The 
proposed model explained above will be useful in much other application at various levels to guide noise 
aware DSM circuit. 
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